Fail-safe design of devices requires robust integrity assessment procedures which are still absent for 2D materials, hence affecting transfer to applications. Here, a combined on-chip tension and ...